(REV	∯-98) T	(390 (Modified) , U.S. DEPARIMENT OF COMMERCE PATENT AND TRADEMARK OFFICE  RANSMITTAL LETTER TO THE UNITED STATES	ATTORNEY'S DOCKET NUMBER 7616/16/1				
	1.						
		(= 3, = 3, 5, 2)	U.S. APPLICATION NO. (IF KNOWN, SEE 37 CF)				
		CONCERNING A FILING UNDER 35 U.S.C. 371	09/647193				
INTE	RNA.		PRIORITY DATE CLAIMED				
TITL	E OF	PCT/US99/06453 26 March 1999 INVENTION	27 March 1998				
Met	hod 1	for Making Multilayer Thin-Film Electronics					
		NT(S) FOR DO/EO/US Wagner					
~							
Appl	icant	herewith submits to the United States Designated/Elected Office (DO/EO/US) the	following items and other information:				
1.	$\boxtimes$	This is a <b>FIRST</b> submission of items concerning a filing under 35 U.S.C. 371.	Tono wing from and only information.				
2.		This is a <b>SECOND</b> or <b>SUBSEQUENT</b> submission of items concerning a filing	under 25 II S.C. 271				
3.	$\boxtimes$						
		This is an express request to begin national examination procedures (35 U.S.C. 3 examination until the expiration of the applicable time limit set in 35 U.S.C. 371	(b) and PCT Articles 22 and 39(1).				
4.	$\boxtimes$	A proper Demand for International Preliminary Examination was made by the 1	9th month from the earliest claimed priority dat				
5.	$\boxtimes$	A copy of the International Application as filed (35 U.S.C. 371 (c) (2))					
		a. 🛮 is transmitted herewith (required only if not transmitted by the Interna	tional Bureau).				
		b. $\square$ has been transmitted by the International Bureau.					
] [] []6.		c. $\square$ is not required, as the application was filed in the United States Received					
6.		A translation of the International Application into English (35 U.S.C. 371(c)(2))	•				
<b>2</b> 7.	$\boxtimes$	A copy of the International Search Report (PCT/ISA/210).					
8.		Amendments to the claims of the International Application under PCT Article 19					
rè M		a. $\square$ are transmitted herewith (required only if not transmitted by the International order)	ational Bureau).				
		b. $\square$ have been transmitted by the International Bureau.	<b>`</b>				
e e e e e e e e e e e e e e e e e e e		c. $\Box$ have not been made; however, the time limit for making such amendments	ents has NOT expired.				
		d. have not been made and will not be made.					
9.		A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 3	371(c)(3)).				
<b>1</b> 0.		An oath or declaration of the inventor(s) (35 U.S.C. 371 (c)(4)).					
IJ.	X	A copy of the International Preliminary Examination Report (PCT/IPEA/409).					
T2.		A translation of the annexes to the International Preliminary Examination Report (35 U.S.C. 371 (c)(5)).	t under PCT Article 36				
It	ems 1	13 to 20 below concern document(s) or information included:					
13.		An Information Disclosure Statement under 37 CFR 1.97 and 1.98.					
14.		An assignment document for recording. A separate cover sheet in compliance with	ith 37 CFR 3.28 and 3.31 is included.				
15.		A FIRST preliminary amendment.					
16.		A SECOND or SUBSEQUENT preliminary amendment.					
17.		A substitute specification.					
18.		A change of power of attorney and/or address letter.					
19.	$\boxtimes$	Certificate of Mailing by Express Mail					
20.	$\boxtimes$	Other items or information:					
		Verified Statement Claiming Small Entity Status					

U.S. A	I.S. APPLICATION NO. (IF KNOWN, SEE 37 CFR NTERNATIONAL APPLICATION NO. PCT/US99/06453									ATTOR		DOCKET NUMBER	
21	The fel	7		-		101/	U3ブブ/UU-	33		<u> </u>			6/16/1
21. Basi	The fol C NATIONA		g fees are			(#\\				CAL	CULA	TIONS	PTO USE ONLY
BASI	Neither interinterinternational	rnatior 1 searc	nal prelim h fee (37	inary CFR	examination 1.445(a)(2)	- (5)): on fee (37 CFR 1.482) paid to USPTO d by the EPO or JPO			OT/P	Ō	27	SEP	2000
	Internationa USPTO but	l prelii Intern	minary ex ation Sear	amin ch R	ation fee (3 eport prepa	7 CFR 1.482) not parted by the EPO or JP	id to O	\$8	840.00				
	Internationa but internati	l prelii onal s	minary ex earch fee	amin (37 C	ation fee (3 FR 1.445(a	7 CFR 1.482) not paid (2)) paid to USPTO	id to USPTO	)	690.00				
	Internationa but all claim	l prelii is did i	minary ex not satisfy	amin prov	ation fee pa	aid to USPTO (37 CF CT Article 33(1)-(4)	R 1.482)	\$6	570.00				
×	Internationa and all claim	l prelii is satis	minary ex sfied prov	amin ision	ation fee pa s of PCT A	aid to USPTO (37 CF rticle 33(1)-(4)	R 1.482)	•	§96.00				
ľ		$\mathbf{E}$	NTER	AP]	PROPR	IATE BASIC F	EE AM	OUNT:	=		S	96.00	
Surcha month	arge of \$130.0 s from the ear	00 for rliest c	furnishing laimed pr	the iority	oath or dec date (37 (	laration later than CFR 1.492 (e)).	□ 2	0 🗵	30			30.00	
CL.	AIMS		NUMB	ER F	FILED	NUMBER EX	KTRA	RAT	Έ				
Total o	claims		22		- 20 =	2		x \$18	.00		\$3	36.00	
	endent claims		4		- 3=	1		x \$78	.00		\$7	78.00	
Multi	ple Dependen	t Clair										00.00	
						F ABOVE CAL			_=_		\$34	10.00	
Reduct must a	tion of 1/2 for lso be filed (	r filing Note 3	g by smal 37 CFR 1.	enti 9, 1.2	ty, if applic 27, 1.28) (c	able. Verified Small heck if applicable).	Entity Stat	ement	×		\$17	70.00	
2007 2007 2007							SUB	TOTAL	, =		\$17	0.00	
Proces months	sing fee of \$1 s from the ear	30.00 liest c	for furnis laimed pr	hing ority	the English date (37 C	n translation later than CFR 1.492 (f)).	n 🗆 20	0 🗆	30 +		<u> </u>	50.00	
į.						TOTAL NA	TIONAI	FEE	=			0.00	
Pee for	recording the	e enclo approp	osed assig	nmer er she	nt (37 CFR eet (37 CFR	1.21(h)). The assign 3.28, 3.31) (check i	ment must b	e).				60.00	
St.						TOTAL FEE	S ENCL	OSED				0.00	
											nt to b	e:	\$
											funded harged		\$
and the same of th	A check in	the am	ount of			to cover the above	e fees is enc	losed.			gen		•
×	Please charg	ge my	Deposit A	ccou	ınt No.	06-2143 in the	e amount of	# 170.0	OC	to c	over th	e above	e fees.
	A duplicate	е сору	of this sh	eet is	enclosed.								
×	The Commi	issione	r is hereb	v ant	horized to a	charge any fees which	masi ha ra	minad and	4:6				
	to Deposit A				-2143	A duplicate copy of			acun an	iy over	paymer	lt	
NOTE	: Where an a	appro	priate tin	ıe lin	nit under 3	67 CFR 1.494 or 1.49	)5 has not b	neen met	a petitic	on to re	evive (3	37 CFR	
					led to resto	re the application to	pending s	tatus.		٨.			
	ALL CORRE		IDENCE	10:			7			W	W		
	tration No. 3.							SIGNAT	<b>V</b> RE		<i>;</i> —		
1	& Samson	_						Michae	lR Fr	iscia			
	ker Farm Ro and, NJ 0706		6					NAME		15014			
Tel: (9	73) 533-6599	9											
Fax: (	973) 740-140	7						33,884	D A TYC	NT N 17 Y-	4D-55**		
							REGISTRATION NUMBER						
	•							DATE	<u> 10</u> 0	2			
							1						

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

**Box: PCT** 

**Assistant Commissioner for Patents** 

Washington, D.C. 20231

Re:

Our file:

7616/16/1

Examiner:

Group Art Unit:

Applicant: Serial No.:

Sigurd Wagner

F

PCT/US99/06453

Filing Date:

26 March 1999

Title:

Method for Making Multilayer Thin-Film Electronics

Sir:

Enclosed for filing in the United States Patent and Trademark Office is the following:

- 1. <u>Transmittal Letter to the United States Designated/Elected Office</u>
  (DO/EO/US) Concerning a Filing Under 35 U.S.C. 371
- 3. Copy of PCT International Application with Figures
- 4. Copy of International Search Report
- 5. Copy of International Preliminary Examination Report
- 5. Small Entity Statement
- 6. Transmittal Sheet
- 7. <u>Postcard Receipt</u>

#### CONDITIONAL PETITION

If any extension of time is required for the submission of the above-identified items, Applicant requests that this be considered a petition therefor. Please charge any additional charges or any other charges relating to this matter to deposit account of the writer, **Account No. 06-2143.** A duplicate copy of this letter is enclosed.

Date

enc.

Respectfully submitted,

Michael R. Friscia

Registration No. 33,884

Wolff & Samson

5 Becker Farm Road

Roseland, NJ 07068-1776

Tel: (973) 533-6599

Fax: (973) 740-1407

I hereby certify that this correspondence is being deposited with the United States Postal Service, postage prepaid, as "Express Mail Post Office to Addressee," Mailing Label No. EL548970705US to Box PCT, Assistant Commissioner for Patents, Washington, D.C. 20231 on

y:\_\_\_

Michael R Friscia

1/Pr+5 430 Fiec'd PCT/PTO 27 SEP 2000

WO 99/50890

PCT/US99/06453

#### METHOD FOR MAKING MULTILAYER THIN-FILM ELECTRONICS

# SPECIFICATION BACKGROUND OF THE INVENTION

5

10

15

20

#### FIELD OF THE INVENTION

This invention relates to large-area electronics and to methods for manufacturing thin film electronics continuously on separate carrier substrate foils, and then to combining these foils using anisotropic electrical conductors or light guides.

**RELATED ART** 

In the field of thin film electronics where two or more layers of active circuits are employed, many technologies exist for connection of separate planes of passive circuits. One of these technologies is multilevel metallization on top of integrated silicon circuits, for which several levels of metal lines are built up by alternating between the fabrication of metal patterns, the deposition of insulators, the opening of vertical connections, followed by the fabrication of the next level of metal pattern, etc. Another of these technologies is multilevel printed wire boards (PWBs), for which passive metal connections are deposited on epoxy-based or ceramic boards that are fabricated with openings to make vertical connections. Individual boards are bonded to each other to form multilevel PWBs by bonding techniques that depend on the material of the board. These techniques are used industrially.

However, there are drawbacks associated with these existing techniques.

25

10

15

20

#### **OBJECTS AND SUMMARY OF THE INVENTION**

It is an object of this invention to provide a method of manufacturing macroelectronic circuits.

It is a further object of this invention to provide a method of manufacturing macroelectronic circuits which results in low cost and high yield.

It is yet another object of this invention to provide a method for manufacturing electronic circuits in a continuous process.

It is still a further object of the invention to provide a method of manufacturing electronic circuits where thin film electronics are manufactured continuously on separate carrier substrate foils.

It is another object of the invention to provide a method of combining the separately manufactured foils.

It is a still further object of the invention to combine separately manufactured foils using adhesives and anisotropic electrical conductors or light guides.

The present invention maintains high-speed manufacturing while the various component functions are manufactured separately under conditions tailored to optimize component performance and yield. The method involves the production of each function or group of functions on a separate flexible substrate, and bonding these flexible substrates to each other by using anisotropic electrically conducting or optical lightguide adhesives. The bonding is performed by laminating the flexible substrates to each other via the adhesive in a continuous process. Anisotropic conductors conduct in one direction (i.e. top to bottom) but do not conduct sideways.

#### BRIEF DESCRIPTION OF THE FIGURES

- FIG. 1 is a schematic drawing of a pixel for a display of organic light emitting diodes driven by an active matrix of thin film transistors made on a steel back plane.
- FIG. 2 is a diagram of a co-laminated thin film transistor using anisotropic electrically conducting adhesive.

10

15

20

25

30

#### **DETAILED DESCRIPTION OF THE INVENTION**

Many electronic products combine several electronic and/or optical functions. An active-matrix liquid-crystal display is an example of such a product. It consists of a light source, a plane of transistor electronics, a layer of liquid crystal sandwiched between transparent conductors and polarizers, and a plane of color filters. Typically, such products are made by separately manufacturing the individual components, such as the light source, the transistor back plane, and the color filter plane, followed by assembly and filling of the liquid crystal material. The separate manufacture allows the individual optimization of the performance of each component. Often, separate manufacture is necessary to obtain the desired functionality. For example, the transistor back plane of a liquid crystal display could not be manufactured after assembly, because assembly renders the required substrate surface inaccessible. However, it is well known that integration of several functions on one substrate leads to savings in cost, improvement of yield, and increased functionality.

The need for combining several electronic functions at low cost with high yield becomes paramount in the field of macroelectronics, also called large-area electronics or giant electronics. Macroelectronic products are expected to have very low cost per unit area, rather than per function as is the case for conventional microelectronics. This requirement is apparent for typical examples of future macroelectronic products, such as disposable, intelligent shipping/shopping labels, digital wallpaper, and dial-your-pattern dresses. These products may include transistor electronics, input/output devices such as antennae, optoelectronic functions including photodetectors and light-emitting diodes, and microelectromechanical devices.

To keep costs low and achieve high yield, the manufacture of macroelectronic products must combine high-speed production of these functions with their integration at high yield. High-speed production can be achieved by the printing of macroelectronics on flexible substrates. The substrate will spool off a roll, run through equipment that is configured like a multi-color printing press, and then will be coiled up or cut into product. The diversity of

macroelectronic component functions (transistors, LEDs, photodetectors, etc.) requires diverse materials and manufacturing processes. Superposing these materials and processes in a fully integrated sequence reduces yield because the temperature and chemicals required for producing a given function may damage a function that was introduced earlier in a lower layer of the multilayer structure.

The present invention maintains high-speed manufacturing while the various component functions are manufactured separately under conditions tailored to optimize component performance and yield. The basic concept is to produce each function or group of functions on a separate flexible substrate, and to bond these flexible substrates to each other by using anisotropic electrically conducting or optical lightguide adhesives. The bonding is performed by laminating the flexible substrates to each other via the adhesive in a continuous process.

15

20

10

5

FIG. 1 shows a pixel for a display of organic light emitting diodes driven by an active matrix of thin film transistors made on a steel back plane. In such devices, thin film transistors must make good electrical contact to the OLEDs to provide sufficient drive current. This is an active matrix emissive display which consists of a back plane of thin film transistors that drive organic light emitting diodes. Such a pixel is shown in the paper by <u>Wu, et al. Integration of Organic LEDs and Amorphous TFTs onto Unbreakable Metal Foil Substrates</u>, published in the Tech. Digest Internat. Electron Devices Meeting, San Francisco, CA, December 8011, 1996, IEEE, Piscataway, NJ 1996, Paper 308.1, pp. 957-959.

25

30

The display shown in FIG. 1 is manufactured in a sequence of steps that adds the TFT and OLED layers to one substrate. A substrate foil, for example, stainless steel, has patterned TFT circuits added first. The OLED circuits are then placed on the substrate. A transparent encapsulation layer (not shown) is then applied. The top contact to the OLED layer must be transparent to transmit the light, which is emitted from the organic semiconductor. In this structure this contact is made in one of the last processing steps. It was found experimentally

10

15

20

25

30

that this transparent contact to the OLED functions best when made first, i.e., when the OLED is made on top of it ("Organic LEDs integrated with a-Si TFTs on lightweight metal substrates", C.C. Wu, et al., Society for Information Display, Internat. Symp. Digest, Vol. XXVIII, SID, Santa Ana, CA 1997, pp. 67-70). However, making the OLEDs first on a transparent substrate, followed by making the TFTs on top of the OLEDs is not possible, because the typical TFT process temperature of 200° to 350° C will destroy the OLED, which must not be heated much above room temperature.

The present invention addresses this problem by making the TFT back plane and the OLEDs separately, and connecting them electrically with an anisotropic conductor, which conducts only in the direction perpendicular to the layers. This sequence of steps is illustrated in FIG. 2. More particularly, the OLED's 6 are formed on a transparent conductor 4 which is, in turn formed onto a transparent substrate/encapsulation 2. The back plane comprises thin film transistors (TFT's) formed onto structural substrate 10. When the substrate 10 is conducted as is the case for metal foils, an insulated barrier layer 12 must be deposited between the TFT layer and the substrate. The front plane OLED's and the back plane TFT's are connected together with an anistropic conductive adhesive 8. The resultant structure is the finished thin film display.

Nothing is changed in TFT manufacture as compared to the sequence described above. However, the OLEDs are made on a transparent conductor, which in turn is deposited on a transparent substrate. In this way, the best possible electrical contact to the OLEDs is made, and the transparent substrate ultimately serves as the transparent encapsulant. The other electrical contact to the OLEDs may be opaque and is made of a suitable metal. The two planes, TFT and OLED, are then laminated to each other, using an adhesive foil of anisotropic conductor (for example, ARclad® 8257 from Adhesives Research, Inc., a 1-mil thick acrylic product). The final assembly step therefore is the colamination of TFT foil, anisotropic conductor foil, and OLED foil.

It is important to note that the proper TFT-OLED connections are made automatically by this procedure, as long as the TFT and OLED planes are

aligned with each other.

The same principle can be used to co-laminate component planes with anisotropic light guides, if optical interconnects are desired. The lamination step may be repeated to combine more than two active planes in one product.

5

Having a body of easily deformable adhesive also provides another advantage in production yield and product lift. The anisotropic conductor will accommodate mechanical strain between the circuit planes that it connects. If a rigid connection were used, any strain developing during fabrication or in produce use will be accommodated by the layer with the lowest elastic modulus. This may be an active layer, for example, the organic light-emitter. Straining this layer may destroy the OLED. Straining the adhesive layer will only lead to local shifts in the contact alignment, which will be self-correcting due to the anisotropic conduction or light guiding.

10

Anisotropic conductors are used today to make connections between groups of passive conductors on to different planes. One well-known application is the surface-mount of integrated driver circuits to the row and column conductors of liquid crystal displays. The use of a sheet of an anisotropically conducting adhesive for the direct connection of two active circuit planes is new. The problem solved here is coming into being only now, as macroelectronic

15

20

integrated circuits are developed.

While several advantageous embodiments have been chosen to illustrate the invention, it will be understood by those skilled in the art that various changes and modifications can be made therein without departing from the scope of the invention as defined in the appended claims.

25

Having thus described the invention in detail, it is to be understood that the foregoing description is not intended to limit the spirit and scope thereof. What is desired to be protected by Letters Patent is set forth in the appended claims.

10

15

20

#### **CLAIMS**

#### What is claimed is:

- A process for manufacturing macroelectronics comprising the steps of: producing thin film active electronics on separate carrier substrates; and combining said substrates using anisotropic electrical conductors or light guides.
- 2. The process of claim 1 wherein one of said substrates is a flexible foil.
- 3. The process of claim 1 wherein one of said substrates is a rigid plate.
- 4. The process of claim 2 wherein the material for one of said substrates is plastic.
- 5. The process of claim 3 wherein the material for one of said substrates is plastic.
- 6. The process of claim 2 wherein the material for one of said substrates is glass.
- 7. The process of claim 3 wherein the material for one of said substrates is glass.
  - 8. The process of claim 2 wherein the material for one of said substrates is metal.
  - 9. The process of claim 3 wherein the material for one of said substrates is metal.
  - 10. The process of claim 1 wherein the thin film active electronics are producted continuously on seperate carrier substrates.
  - 11. The process of claim 4 wherein organic light emitting diodes are formed on the plastic substrate.
- 25 12. The process of claim 5 wherein organic light emitting diodes are formed on the plastic substrate.
  - 13. The process of claim 6 wherein organic light emitting diodes are formed on the glass substrate.
- The process of claim 7 wherein organic light emitting diodes are formed on the glass substrate.

15

25

- 15. The process of claim 6 wherein thin film transistors are formed on the glass substrate.
- 16. The process of claim 7 wherein thin film transitors are formed on the glass substrate.
- 5 17. A process of making electronic circuits comprising the steps of:


  forming at least two active circuits on separate carrier substrates; and
  combining said active circuits by connecting them with a material which
  conducts in only a single direction.
  - 18. A method of manufacturing an electronic display comprising the steps of:


depositing a transparent conductor on a transparent substrate;

forming a thin film organic light emitting diode circuit on said transparent conductor;

forming a thin film transistor circuit; and laminating said circuits to each other.

- 19. The method of claim 18 wherein said laminating step uses an adhesive anisotropic conductor.
- 20. The method of claim 19 wherein the conductor is an electrical or optical conductor.
- 20 21. The method of claim 19 wherein the bonding layer is the conductor.
  - 22. A method of manufacturing an electronic circuit comprising the steps of: forming a first active circuit on a first plane; forming a second active circuit on a second plane; and co-laminating said first and second planes with an anisotropic conductor in between.





Docket No. 7616/16/1

## Declaration and Rower of Attorney For Patent Application

### **English Language Declaration**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for

	which a patent is sought on Method for Making Multilayer	the invention entitle	ed	the subject matter wi	ion is dained and for								
	hé specification of which												
	(check one)												
The state of the facility of t	☐ is attached hereto.												
park regions (z. 3	was filed on March 26, 1	999	as United	States Application No.	or PCT International								
	Application Number PC	CT/US99/06453											
San San	and was amended on												
Lilj E			(if ap	oplicable)									
The state of	I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.												
	I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.												
	I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d) or Section 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate or PCT International application having a filing date before that of the application on which priority is claimed.												
	Prior Foreign Application(s)				Priority Not Claimed								
	(Number)	(Country)		(Day/Month/Year Filed)									
	(Number)	(Country)		(Day/Month/Year Filed)									
	(Number)	(Country)		(Day/Month/Year Filed)									

60/079,746	03/27/98	
(Application Serial No.)	. (Filing Date)	
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
<u>-</u>	aca o me camos o mos 800	
J.S.C. Section 112, I acknowledg Office all information known to m	al application in the manner page the duty to disclose to the lane to be material to patentabing ble between the filing date of the second sec	rovided by the first paragraph of 35 Jnited States Patent and Trademark lity as defined in Title 37, C. F. R.,
J.S.C. Section 112, I acknowledg Office all information known to m Section 1.56 which became availa	al application in the manner page the duty to disclose to the lane to be material to patentabing ble between the filing date of the second sec	rovided by the first paragraph of 35 Jnited States Patent and Trademark lity as defined in Title 37, C. F. R.,
J.S.C. Section 112, I acknowledgo Office all information known to mosection 1.56 which became available PCT International filing date of the	al application in the manner project the duty to disclose to the late to be material to patentable between the filing date of this application:	

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the agent(s) to prosecute this application and transact all business in the connected therewith. (list name and registration number)  Michael R. Friscia	
Registration No. 33,884	
Send Correspondence to Michael R. Friscia	
Send Correspondence to: Wolff & Samson	
5 Becker Farm Road	
Roseland, NJ 07068-1776	
Direct Telephone Calls to: (name and telephone number)  Michael R. Friscia (973) 533-6599	
Michael R. Fiscia (373) 333-0333	
Full name of sole of first inventor Sigurd Wagner	
Sole or first inventor's signature	9/17/2000
Residence	1/2/2000
16 Malcom Circle, Princeton, NJ 08540	
USA	
Post Office Address 16 Malcom Circle, Princeton, NJ 08540	
Full name of second inventor, if any	
Second inventor's signature	Date
Residence	
Citizenship	
Post Office Address	

				LAIMING SMALL ENTIT PROFIT ORGANIZATION								
	Serial No.		Filing Date	Patent No.	Issue Date							
Applicant Patentee	-	ner										
Inventio	n: Method for	Making Mu	ltilayer Thin-Film Elec	tronics								
I hereby	declare that I	am an officia	l empowered to act on	behalf of the nonprofit organiza	tion identified below:							
	OF ORGANIZA		The Trustees of Prince	ton University								
ADDRE	SS OF ORGAN		Princeton University P.O. Box 36									
		-	Princeton, NJ 08544-00	036								
Section of the sectio												
TYPE C	F NONPROFI	ONPROFIT ORGANIZATION:  University or other Institute of Higher Education  Tax Exempt under Internal Revenue Service Code (26 U.S.C. 501(a) and 501(c)(3))										
PA SEA	☑ University	University or other Institute of Higher Education										
	☐ Tax Exem	npt under Inte	ernal Revenue Service	e Code (26 U.S.C. 501(a) and 50	01(c)(3))							
	-											
Mary many		Would Qualify as Tax Exempt under Internal Revenue Service Code (26 U.S.C. 501(a) and 501(c)(3)) if Located in The United States of America										
Harry trees that all	Americ	Would Qualify as Nonprofit Scientific or Educational under Statute of State of The United States of America if Located in The United States of America  Name of State:  Citation of Statute:										
37 C.F.		irposes of pa		nization qualifies as a nonprofit the United States Patent and Tr								
	★ the specifical specifi	fication to be	filed herewith.									
	☐ the applic	ation identifie	ed above.									
	☐ the paten											
•	y declare that r gard to the abov	_		peen conveyed to and remain w	vith the nonprofit organization							
organiz person, concerr	ation having rig	ghts to the ine inventor, w	nvention is listed on the hocould not qualify a	rganization are not exclusive, he next page and no rights to t as an independent inventor und ncern under 37 CFR 1.9(d) or a	the invention are held by any der 37 CFR 1.9(c) or by any							
I												

obligation unde	er contract o uch person,	or law to assi concern or o	ign, grant, conv organization ex	vey, or license any rights	conveyed, or list in the invention	censed or am under an is listed below:
FULL NAME _ ADDRESS _		Individual		Small Business Concern		Nonprofit Organization
FULL NAME _ ADDRESS _		Individual		Small Business Concern		Nonprofit Organization
FULL NAME ADDRESS		Individual		Small Business Concern		Nonprofit Organization
FULL NAME ADDRESS		Individual		Small Business Concern		Nonprofit Organization
I acknowledgentitlement to maintenance I hereby decuinformation a willful false so	erring to their ge the duty o small ent fee due afte clare that all and belief ar ttatements a e United Sta	to file, in the city status per the date of a statements re believed to and the like states Code, and the like states Code	mall entities. (3 is application or its paying, on which status made herein or be true; and so made are produced that such well is a such well as a such wel	or patent, notification of or at the time of pay as a small entity is no loof my own knowledge further that these states ounishable by fine or imp	f any change in ring, the earliest onger appropriate are true and that ments were made or isonment, or be ay jeopardize the	status resulting in loss of to the issue fee or any e. (37 CFR 1.28(b))  at all statements made on the with the knowledge that oth, under Section 1001 of the validity of the application,
NAME OF PER			Allen J. Sinisg			
ADDRESS OF			Princeton Uni P.O. Box 36 Princeton, NJ	iversity		
SIGNATURE:	(	allen J.	Svesgall;		DATE: // )	<u>/w</u>